

WHAT IS CLAIMED IS:

1. A power semiconductor device comprising:
a first semiconductor layer of non-doped $\text{Al}_x\text{Ga}_{1-x}\text{N}$
($0 < x < 1$);

5 a second semiconductor layer of non-doped or
n-type $\text{Al}_y\text{Ga}_{1-y}\text{N}$ ($0 < y < 1$, $x < y$) disposed on the
first semiconductor layer;

source and drain electrodes disposed separately
from each other, and electrically connected to the
10 second semiconductor layer;

a gate electrode disposed on the second semicon-
ductor layer between the source and drain electrodes;

an insulating film covering the second semicon-
ductor layer between the gate and drain electrodes;

15 a first field plate electrode disposed on the
insulating film and electrically connected to the gate
electrode; and

a second field plate electrode disposed on the
insulating film and electrically connected to the
20 source electrode.

2. The device according to claim 1, wherein the
second field plate electrode comprises an intermediate
electrode portion interposed between the first field
plate electrode and the drain electrode.

25 3. The device according to claim 2, wherein
the insulating film comprises a first insulating film
disposed on the second semiconductor layer, and

the first field plate electrode and the intermediate electrode portion are disposed on the first insulating film.

4. The device according to claim 3, wherein
5 the second field plate electrode comprises a covering electrode portion that connects the source electrode to the intermediate electrode portion and covers the first field plate electrode through an inter-level insulating film.

10 5. The device according to claim 1, wherein the second field plate electrode comprises a covering electrode portion that covers the first field plate electrode through an inter-level insulating film and has a distal end extending beyond the first field plate
15 electrode toward the drain electrode.

6. The device according to claim 1, wherein the insulating film has first and second thicknesses below the first and second field plate electrodes, respectively, and the second thickness is larger than
20 the first thickness.

7. The device according to claim 6, wherein the insulating film comprises a first insulating film disposed on the second semiconductor layer and a second insulating film disposed on the first insulating film,
25 the first field plate electrode is disposed on the first insulating film, and the second field plate electrode is disposed on the second insulating film.

8. The device according to claim 1, further comprising a third field plate electrode disposed on the insulating film and electrically connected to the drain electrode.

5 9. The device according to claim 8, wherein the insulating film comprises a first insulating film disposed on the second semiconductor layer, and the first and third field plate electrodes are disposed on the first insulating film.

10 10. The device according to claim 8, wherein the insulating film comprises a first insulating film disposed on the second semiconductor layer and a second insulating film disposed on the first insulating film, the first field plate electrode is disposed on the
15 first insulating film, and the third field plate electrode includes a portion disposed on the second insulating film.

 11. A power semiconductor device comprising:
 a first semiconductor layer of non-doped $\text{Al}_x\text{Ga}_{1-x}\text{N}$
20 (0 = X = 1);

 a second semiconductor layer of non-doped or n-type $\text{Al}_y\text{Ga}_{1-y}\text{N}$ (0 = Y = 1, X < Y) disposed on the first semiconductor layer;

 first and second contact layers of n-type
25 $\text{Al}_z\text{Ga}_{1-z}\text{N}$ (0 = Z = 1) disposed separately from each other on or in a surface of the second semiconductor layer, and having a resistivity lower than that of

the second semiconductor layer;

source and drain electrodes disposed on the first and second contact layers, respectively;

5 a gate electrode disposed on the second semiconductor layer between the source and drain electrodes;

an insulating film covering the second semiconductor layer between the source and drain electrodes;

10 a first field plate electrode disposed on the insulating film and electrically connected to the source electrode; and

a second field plate electrode disposed on the insulating film and electrically connected to the drain electrode.

15 12. The device according to claim 11, wherein the first and second contact layers are formed in the surface of the second semiconductor layer, and extend beyond an interface between the first and second semiconductor layers into the first semiconductor layer.

20 13. The device according to claim 11, wherein the first and second contact layers protrude on the surface of the second semiconductor layer on a side opposite to the first semiconductor layer.

25 14. The device according to claim 11, further comprising a third semiconductor layer of p-type $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($0 = x = 1$) disposed on the first semiconductor layer on a side opposite to the second

semiconductor layer.

15. The device according to claim 14, wherein the third semiconductor layer is electrically connected to the source electrode.

5 16. The device according to claim 11, wherein a ratio between first and second projected lengths in a direction connecting the source and drain electrodes is set to be 0.9 to 1.1, where the first projected length denotes a portion of the first field plate
10 electrode that extends beyond an end of the gate electrode toward the drain electrode, and the second projected length denotes a portion of the second field plate electrode on the insulating film.

15 17. The device according to claim 16, wherein the second projected length is set larger than a thickness of the first semiconductor layer.

18. A power semiconductor device comprising:

 a first semiconductor layer of non-doped $\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($0 < x < 1$);

20 a second semiconductor layer of non-doped or n-type $\text{Al}_y\text{Ga}_{1-y}\text{N}$ ($0 < y < 1$, $x < y$) disposed on the first semiconductor layer;

 source and drain electrodes disposed separately from each other, and electrically connected to the
25 second semiconductor layer;

 a gate electrode disposed on the second semiconductor layer between the source and drain electrodes;

an insulating film disposed on the second semiconductor layer between the source and drain electrodes, and covering the gate electrode;

5 a first field plate electrode disposed on the insulating film and electrically connected to the source electrode;

a second field plate electrode disposed on the insulating film and electrically connected to the drain electrode; and

10 a drain contact electrode disposed in contact with the first and second semiconductor layers at a position adjacent to the drain electrode, and electrically connected to the drain electrode.

15 19. The device according to claim 18, wherein the drain contact electrode is disposed in a trench that extends from a surface of the second semiconductor layer through an interface between the first and second semiconductor layers into the first semiconductor layer.

20 20. The device according to claim 18, further comprising a source contact electrode disposed in contact with the first and second semiconductor layers at a position adjacent to the source electrode, and electrically connected to the source electrode.

25 21. The device according to claim 20, wherein the source contact electrode is disposed in a trench that extends from a surface of the second semiconductor

layer through an interface between the first and second semiconductor layers into the first semiconductor layer.

22. The device according to claim 18, further
5 comprising first and second contact layers of n-type $\text{Al}_Z\text{Ga}_{1-Z}\text{N}$ ($0 = Z = 1$) disposed separately from each other on the second semiconductor layer, and having a resistivity lower than that of the second semiconductor layer, wherein the source and drain electrodes are
10 disposed on the first and second contact layers, respectively.